| Project Statistics |
| PROPEXT_xilxSynthMaxFanout_virtex2=100000 |
PROP_Enable_Message_Filtering=false |
| PROP_FitterReportFormat=HTML |
PROP_LastAppliedGoal=Balanced |
| PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
PROP_ManualCompileOrderImp=false |
| PROP_PropSpecInProjFile=Store all values |
PROP_SelectedInstanceHierarchicalPath=/and1 |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=HDL |
PROP_UseSmartGuide=false |
| PROP_UserConstraintEditorPreference=Text Editor |
PROP_intProjectCreationTimestamp=2014-03-30T22:06:42 |
| PROP_intWbtProjectID=DC7304F4A4EA4AC287FC1921C298891C |
PROP_intWbtProjectIteration=1 |
| PROP_intWorkingDirLocWRTProjDir=Same |
PROP_intWorkingDirUsed=No |
| PROP_selectedSimRootSourceNode_behav=work.and1 |
PROP_xilxBitgStart_IntDone=true |
| PROP_AutoTop=true |
PROP_DevFamily=Spartan3 |
| PROP_DevDevice=xc3s400 |
PROP_DevFamilyPMName=spartan3 |
| PROP_DevPackage=pq208 |
PROP_Synthesis_Tool=XST (VHDL/Verilog) |
| PROP_DevSpeed=-5 |
PROP_PreferredLanguage=VHDL |
| FILE_VHDL=1 |